Welcome To IJESAT

Design Of Low Power Static Contention-free Flip Flop Using 18nm FinFET Technology

DR. ASIYA SULTHANA¹, M. A. MUDASSIR AHMED²

Author

ID: 3630

DOI:

Abstract :

PDF

Published:

24-7-2026

Issue:

Vol. 26 No. 7 (2026)

Page Nos:

1213 - 1220

Section:

Articles

License:

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

How to Cite

DR. ASIYA SULTHANA¹, M. A. MUDASSIR AHMED², Design of Low Power Static Contention-free Flip Flop using 18nm finFET Technology , 2026, International Journal of Engineering Sciences and Advanced Technology, 26(7), Page 1213 - 1220, ISSN No: 2250-3676.

DOI:

ISSN No:2250-3676 ----- Crossref DOI Prefix: 10.64771 ----- Impact Factor: 9.625