Abstract :

This Paper Presents A Reusable Universal Verification Methodology (UVM) Sequence Library For Generating And Checking Non-FLIT Peripheral Component Interconnect Express (PCIe) Transaction Layer Packets (TLPs). The Library Organizes Stimulus By Transaction Class, Including Memory Read, Memory Write, Configuration Read, Configuration Write, Message, And Completion Operations. Transaction Items Are Passed Through A UVM Sequencer And Driver To An AMD PCIe Endpoint Simulation Environment. Monitors And Scoreboard Checks Are Used To Observe Packet Fields, Data Transfers, Tag Handling, And Request- Tocompletion Relationships. The Supplied Project Presentation Records Completed Sequence Development And Simulation Waveform Captures For Requester And Completion Activity. Reported Directed Scenarios Include Programmed I/O (PIO) Memory Write/read And Configuration-space Transactions; The Source Material Describes Successful Data Retrieval And No Protocol Violations In The Executed Scenarios, But Does Not Provide Numerical Coverage Or Performance Measurements. The Framework Is Intended As A Foundation For Broader Constrained-random Verification And Future PCIe-overUniversal Chiplet Interconnect Express (UCIe) Integration.

Published:

19-10-2026

Issue:

Vol. 26 No. 10 (2026)

Page Nos:

75-80

Section:

Articles

License:

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

How to Cite